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In nowadays technology, the primary memory structure widely used in many digital circuit applica-
tions is a six transistor (6T) Static Random Access Memory (SRAM) bit cell. The main reason for minimiz-
ing memory bit cell to nanodimensions is to provide the SRAM integrated circuits (ICs) with the possible 
largest memory size per one chip, and the main unit in 6T SRAM bit cell is the MOSFET. One of the new 
MOSFET structures that overcome conventional MOSFET structure problems under minimization to-
wards nanodimension is the silicon nanowire transistor (SiNWT). This study is the first to explore and op-
timize the nanowire ratio of driver to load (KD/KL) for a six n-channel SiNWT-based SRAM bit cell. The 
MuGFET simulation tool has been used to calculate the output characteristics of each transistor individu-
ally, and then these characteristics are implemented in the MATLAB software to produce the final static 
butterfly and current characteristics of nanowire 6T-SRAM bit cell. The demonstration of the driver to load 
transistors’ nanowires ratio optimizations of nanoscale n-type SiNWT-based SRAM bit cell has been dis-
cussed. In this research, the optimization of KD/KL will strongly depend on inflection voltage and high and 
low noise margins (NMs) of butterfly characteristics. The improvement of NMs of butterfly characteristics 
has been done by increasing the drain current (Ids) of the driver transistor. Also, the optimization in princi-
ple will depend on whether NMs are equal and high, and the inflection voltage (Vinf) is near to Vdd/2 values 
as possible. These principles have been used as limiting factors for optimization. The results show that the 
optimization strongly depends on the nanowire ratio, and the best ratio was KD/KL  4. The increase in 
KD/KL leads to a continuous increase in NMH, acceptable NML and low percentage increment of static pow-
er consumption (ΔP %) at KD/KL  4. 
 
Keywords: SRAM, SiNWT, Nanowire, N-MOS, Memory cell. 
 
DOI: 10.21272/jnep.12(5).05020 PACS numbers: 62.23.Hj, 87.85.Dh 
 
 
                                                                
* yasir.hashim@ieee.org  
† waheb@ieee.org  
1. INTRODUCTION 
 
In nowadays technology, the primary memory struc-
ture widely used in many digital circuit applications is a 
six transistor (6T) Static Random Access Memory 
(SRAM) bit cell. Design of the integrated circuits (ICs) 
with higher possible integration (higher number of 
transistors per unit area) was considered the main Si 
technologies’ goal in recent days, and SRAM chips are 
not exempt of this rule. The main reason for this issue 
is to provide the SRAM ICs with the possible largest 
memory size per one chip. The downscaling of conven-
tional silicon metal-oxide-semiconductor-field-effect 
transistor (MOSFET) to nanodimensions produces 
many limitations. The researchers investigate new 
structures for FETs to overcome the downscaling limits 
of covenantal MOSFET structures. One of these struc-
tures is the silicon nanowire transistor (SiNWT) that 
has been widely investigated and studied under both 
the academic and semiconductor industry fields [1-6]. 
The research studies that have been published recently 
related to nanotransistors have focused on the charac-
terization of these transistors in a wide range of appli-
cations in electronics, biomaterials, medicine, and ener-
gy production [7-20]. 
Fig. 1 represents the circuit diagram of the NMOS 
SRAM bit cell. This circuit has a MOSFET 6T SRAM bit 
cell consisting of two NMOS logic inverters (n-SiNWT-L 
and n-SiNWT-R load transistors and n-SiNWT-L and n-
SiNWT-R driver transistors) and two transistors as a 
pass-gate to control the in (write) or out (read) bit. 
When the control signal word line (WL) is enabled, the 
pass-gate transistors are turned on and then the stor-
age nodes (LN and RN) are connected to the vertically 
running bit lines (BL and NBL). That is, these transis-
tors allow access to the cell for read and write opera-














In this research, a new model discussed in [21] has 
been used to investigate the static characteristics of an 
n-SiNWT NMOS SRAM bit cell. The designed 
MATLAB program has been used to calculate the work-
ing points of the load and driver n-SiNWTs that are 
connected as NMOS cross-coupled logic inverters in 
SRAM. The MATLAB program also calculates the but-
terfly and Id-Vd characteristics of the SRAM bit cell 
based on the individual output characteristics of each 
load and driver SiNWTs [21]. The MuGFET tool [22, 
23] has been used to produce the output characteristics 
of each transistor individually. These characteristics 
are then implemented in the MATLAB program to 
produce the final static butterfly and current character-
istics of a 6T SRAM bit cell [21]. 
The ratio of nanowires of driver to load SiNWTs has 
been chosen to make the SRAM bit cell work in the 
best possible conditions. The nanowire ratio (KD/KL) is 
the driver to load transistors (where K is the number of 
nanowires). The constant parameters illustrated in 
Table 1 have been used to study the effect of nanowire 
ratio on the SRAM characteristics. 
In this research, the optimization of KD/KL will 
strongly depend on the improvement of the noise mar-
gins (NMs) of the butterfly characteristics by increas-
ing the drain current (Ids) of the driver transistor. Also, 
the optimization will depend on whether NMs are 
equal and high, and the inflection voltage (Vinf) is near 
to Vdd/2 values as possible. So, these parameters under 
such conditions are used as limiting factors. The best 
inverter has (as possible) equally low NML and high 
NMH values. Both NML and NMH must have high val-
ues, and the Vinf must be close to the Vdd/2 value. 
 
Table 1 – SiNWT parameters used in this study 
 
Parameter Value 
Length of channel 30 nm 
Length of source 10 nm 
Length of drain 10 nm 
Diameter of channel  20 nm 
Thickness of insulator SiO2 2 nm 
Concentration of channel  1·1010/cm3 (p-type) 
Concentration of source and drain  1·1020/cm3 (n-type) 
 
3. RESULTS AND DISCUSSION 
 
The butterfly characteristics of a 6T (n-channel 
SiNWT) NMOS SRAM bit cell with different KD/KL are 
illustrated in Fig. 2, where KD/KL  3, 5, 7, …, 21 and 
Vdd  1 V. From Fig. 2, it is clear that a decrease in the 
inflection point with increasing driver to load nanowire 
ratio (KD/KL) can occur due to an increase in nanowires 
in driver SiNWT. According to Fig. 2, the increase in 
KD/KL results in an increase in both noise margins NML 
and NMH but without reaching the optimized value 
Vdd/2 (0.5 V). NMH and NML are the high- and low-state 
NMs, respectively. Fig. 3 shows the current characteris-
tics of a 6T (n-channel SiNWT) NMOS SRAM bit cell 
with different KD/KL, where KD/KL varies from 3 to 21 
with a step of 2 and Vdd  1 V. From Fig. 3, the current 
increases at the inflection point with increasing KD/KL. 
 
 
Fig. 2 – The butterfly characteristics of 6T (n-channel SiNWT) 




Fig. 3 – The current characteristics of 6T (n-channel SiNWT) 
NMOS SRAM bit cell with different KD/KL and Vdd  1 V 
 
Fig. 4 illustrates the variation of NML, NMH and 
Vinf with increasing KD/KL. As shown in Fig. 4, 
Vdd  1 V has an optimization point in which NMH and 
Vinf curves intersect, and NML can be closer to the Vdd/2 
line. Moreover, Fig. 4 illustrates that NML and NMH 
have better values at KD/KL  4. 
According to Fig. 4, the increase in KD/KL leads to an 
increase in NML up to KD/KL  4, while NML  0.12 V at 
this point, and then decreases slightly, and NMH con-
tinuously increases exponentially with increasing 
KD/KL value. NMH and NML are the high- and low-state 
NMs, respectively. Then the best value (depending on 
NMs curves) of KD/KL will be 4 at an acceptable value 
of NML  0.12 V and an excellent value of NMH  0.3 V 
and inflection voltage Vinf  0.331 V, because these values 
are very close to reaching the optimized value of 0.5 V. 
Fig. 5 illustrates the normalized value of NML to 
Vdd/2 with KD/KL value. According to this curve, the 
optimized critical value of KD/KL is 4 at 12.5 % of Vdd/2, 
 




while at KD/KL  5 it decreases to 12.1 % and decreases 
to 9.4 % at KD/KL  19. This means that it is possible to 









Fig. 5 – Normalized value of NML to Vdd/2 with KD/KL 
 
Fig. 6 – The output current (Iout) and percentage increment of 
static power consumption (ΔP %) 
 
Fig. 6 shows the current Ids and percentage incre-
ment of static power consumption (ΔP %) in SRAM cell 
characteristics. Current characteristics increase with 
increasing KD/KL, while the percentage increment of 
static power consumption decreases with increasing 
KD/KL. According to Fig. 6, it is clear that ΔP % at 
KD/KL  4 is half the power at KD/KL  3, so the optimal 
KD/KL value must be 4 depending on both NMs and 




This study optimizes the nanowire ratio of driver to 
load (KD/KL) of the SiNWT 6T SRAM cell. The limiting 
factors of this optimization are NMs and an inflection 
voltage of butterfly characteristics with power con-
sumption of the 6T SRAM cell. The results indicate 
that the optimized value of KD/KL ratio is 4. The in-
crease in KD/KL leads to a continuous increase in NMH, 
acceptable NML and low percentage increment of static 
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У сучасних технологіях первинною структурою пам'яті, яка широко використовується у багатьох 
додатках цифрових схем, є 6T бітова комірка із статичною оперативною пам'яттю (SRAM). Основною 
причиною мінімізації бітової комірки пам'яті до нанорозмірів є забезпечення інтегральних мікросхем 
SRAM найбільш можливим обсягом пам'яті на одну мікросхему, а основною частиною 6T бітової комі-
рки із SRAM є MOSFET. Однією з нових структур MOSFET, які долають звичайні проблеми структури 
MOSFET при мінімізації до нанорозмірів, є кремнієвий нанодротовий транзистор (SiNWT). Це дослі-
дження є першим, що вивчає та оптимізує співвідношення нанодротів драйвера та навантаження 
(KD/KL) для шести n-канальної бітової комірки із SRAM на основі SiNWT. Засіб моделювання MuGFET 
був використаний для розрахунку вихідних характеристик кожного транзистора окремо, а потім ці 
характеристики були реалізовані в програмному забезпеченні MATLAB для отримання кінцевих ста-
тичних характеристик 6Т бітової комірки із SRAM. Обговорено оптимізацію співвідношення нанодро-
тів драйвера та навантаження нанорозмірної бітової комірки із SRAM на основі SiNWT n типу. У ро-
боті оптимізація співвідношення KD/KL буде сильно залежати від напруги перегину та високих і низь-
ких допустимих рівнів шумів (NMs) характеристик. Покращення NMs характеристик було здійснено 
за рахунок збільшення струму стоку (Ids) драйверного транзистора. Крім того, оптимізація в принципі 
буде залежати від того, чи є NMs рівними та високими, а напруга перегину (Vinf) наближається до 
значень Vdd/2, наскільки це можливо. Ці принципи використовувались як обмежувальні фактори для 
оптимізації. Результати показують, що оптимізація сильно залежить від співвідношення нанодротів, 
а найкращим співвідношенням було виявлено KD/KL = 4. Збільшення KD/KL призводить до постійного 
збільшення NMH, прийнятного NML та низького процентного приросту споживання статичної енергії 
(ΔP %) при KD/KL = 4. 
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